You are viewing
fabless
's journal
Log in
Create a LiveJournal Account
Learn more
entries
friends
calendar
user info
ruchip company
Anton Gerasimov
Advertisement
Customize
01:42 am
July 8th, 2008
Ptolemy in Microsoft
Software Timing Analysis Using
HW/SW
Cosimulation and
Instruction Set Simulator
:
http://research.microsoft.com/~liuj/publ
ications/TimingAnalysis.pdf
Tags:
alberto sangiovanni-vincetelli
,
co-design
,
iss
,
microsoft
Leave a comment
profile
User:
fabless
Name:
Anton Gerasimov
Website:
ruchip company
calendar
November 2009
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
page summary
Ptolemy in Microsoft
tags
45нм
65нм
802.3
90нм
accellera
adaptive routing
alberto sangiovanni-vincetelli
amba
application specific
arm
armsim
armulator
artist2
asic
asynchronous
avici
backend
bca
benchmarks
bfm
bill dally
blackfin
blog
boston
broadcom
bruce jacob
bus arbitration
bytecode
cache
cadence
calypto
carnegie mellon
catania
catapultc
cavium
certess
certicom
certitude
china
cisco
click router
clock generator
clockless
cmp
co-design
code compression
codesourcery
compiler
conformal
convergensc
core routers
coreconnect
cosimulation
coverage
coware
crest
cryptography
cuda
cycle-callable models
datacenter
ddr
debugger
denali
design compiler
design rules
designcon
discrete event
dma
dongbu
eclipse
eda docs
edram
efficeon
ehci
elf file
embedded
encore
epic
esl design
ethernet
europractice
fabless
fifo
florida
fpga
free cad
front side bus
fsm
functional qualification
functional verification
gals
glonass
gnu
google
gps
gpu
greenbus
greenside
hadoop
hal
haps
hdtv
high-k диэлектрик
hp
hypertransport
ibm
ibm cell
ic design
ieee
ieee 1500
ieee p1850
ietf
imec
india
infineon
intel
intel capital
internet
iss
iss simulator
itanium
java
jedec
jose duato
jupiter
kaist
lithography
loader
low-power
luca benini
lucene
mango
mapreduce
marvell semiconductor
mcst
mdgrape
medea+ project
memory
memory barriers
mentor
message passing
micro-kernel
microprocessor design
microsoft
mike keating
mininoc
mips
mit
mmu
moc
modelsim
moikompas
mpi
mpsoc
multi-core debug
multi-core programming
multicore
multicore-association
multiprocessor
nanotechnology
nbti
netmaker
network processor
network-on-chip
noc
noc topology
nokia
nostrum
nptel
nutch
nvidia
occn
ocp-ip
octeon
on-chip network
on-chip serialization
open hardware
open software
open64
os development
ovp
parallel computing
patents
paul zimmer
pentium4
pinapa
plurality
polis
power api
power gating
primetime
promela
protocol
protocol data unit
protocol modeling
prototyping
psl
qos
questa
raw
realview
register allocation
rendezvous
renesas
router design
routing
ruby
ruchip
safl
saif
scv
sdi2
search engine
security
sematech
serializer-deserializer
sige bicmos
signalscan turbo 2
silvaco
simulator
simvision
skill
skyeye
snug
soc
son
sonics
specc
spice
spidergon
sram
sst2 database
sta
standard
stanford
stbus
stepnp
stl
stmicroelectronics
stnoc
storage
strained-silicon
strong cryptography
sun
sunburst
superh
swarm
switching
synopsys
synplicity
synthesis
sysprobe
system bus
system level memory
system studio
systemc
systemc classes
systemc. lussy
systemverilog
tac protocol
tallin
tbr
tensilica
tesla
test
testbench
tex
tilera
tim kogel
tima lab
timing
tlm
tlminfra
toolchain
toolip
tossim
trace cache
traffic generator
training
transaction
transmeta
trimaran
tsmc
tudelft
uml
upf
usb
vcd format
vcs
venture
verification
verilog
verilog pli
verimag
vhdl 2008
video-lesson
virage logic
virtex-5
virtual channel
virtual platform
vista
vliw
vliw clustering
vsevteme
webinar
wormhole routing
x86
xilinx
xinping zhu
yahoo
zotov
Advertisement
Customize
![[info]](http://l-stat.livejournal.com/img/userinfo.gif){kind=small}
fabless's journalfabless's journal
